SAMPLE 14 nm, 10 nm and 7 nm finFET STRESS TEST CASES
Preliminary versions of a set of finFET demonstration synthetic design/stress test cases are now available. Each is a small processor core, similar to an ARM processor, that demonstrates the cell generation, placement and routing, and floorplanning capabilities of the Yotta Data Sciences synthetic design/stress test generator. The processor cores include 1-port cache SRAM and small 2-port register blocks. Their sizes range from about 517.1 microns wide and 469.1 microns high (14 nm) to 320.2 microns wide and 278.5 microns high (7 nm).
Variants are available for families of 14 nm, 10 nm, and 7 nm finFET technologies. These demonstrate: self-aligned double patterning (SADP) for fins; 1-D or 2-D gate and routing layers; diffraction gratings for gate and routing layers; and cut or blockage masks to pattern the diffraction gratings. All transistor gates are vertical; only gate layer interconnect can be horizontal. 2-D routing layers have via doubling.
Contact Yotta Data Sciences for more information, to request a demonstration file using a particular variant within a family, or to request a custom design with different design rules.
Sample finFET Layout Stress Test Case Download Request
Sample finFET Layout Stress Test Case Data Sheet Request
 | ||||
"The Company's technology established a common expectation amongst suppliers and customers regarding matters of OASIS compliance, performance and interoperability"
Naoya Hayashi
Electronic Device Laboratory
Dai Nippon Printing Co., Ltd
typedef struct _oasisReaderPath {
oasisUInt layer,dataType,halfWidth;
oasisInt startExt,endExt;
rawPointList *ptList;
oasisPropertyList *propList;
} oasisReaderPath;
OAS = OASIS
GDS = GDSII
Workflow Auditor Point Tools
{0|1} = Cut Mask
{0|1} = Blockage Mask
{0|1} = Diffraction Grating
{0|1} = Fin Pitch Doubling
0 = Not a variant
1 = Variant
| = or
TM
®
© Getty Images
NEW at Yotta Data Sciences
* US Patents 9,122,825, 8,555,219, 8,266,571 and 7,685,545.
International Patents: China 200980129771.8, Japan 4768896, Korea 10-1580258, Israel 209907, European Patent 2310967.
OASIS® is a Registered Trademark of Thomas Grebinski
© 2008-2024 Yotta Data Sciences, Inc. All rights reserved.
February 16, 2024- Yotta is offering, to qualified partners, a six-month evaluation-period, with support, for its SEMI P39-0416 OASIS Reader/Writer Source Code.
Visit Page: OAS Reader/Writer
Visit Page: OAS Source Code
